Preface I came across some code performance issues only on RISC-V recently. Their root cause is the short offset of branch instruction on RISC-V. So, I will write a blog post to share the issues and discuss possible solutions for compiler and CPU architecture…