Hardware cache compression derives from software-compression research; yet, its implementation
is not a straightforward translation, since it must abide by multiple restrictions
to comply with area, power, and latency constraints. This study sheds light ...